Crash Consistent Non-Volatile Memory Express

Xiaojian Liao, Youyou Lu, Zhe Yang, Jiwu Shu



Tsinghua University

Agenda

- Background and Motivation
- ccNVMe Design and Implementation
- Evaluation
- Conclusion

Background: crash consistency

Atomicity ("all" or "nothing") of a single operation that updates multiple blocks despite a sudden system crash



Background: storage order

Persistence order of multiple individual operations (transactions) despite a sudden system crash

Host



valid storage states after a crash recovery

Transaction and journaling

Most existing storage systems use journaling (or writeahead log) to achieve crash consistency and storage order. Workload: create and write a new file, data journaling mode



Transaction and journaling

Most existing storage systems use journaling (or writeahead log) to achieve crash consistency and storage order. Workload: create and write a new file, data journaling mode



Transaction and journaling

data

Most existing storage systems use journaling (or writeahead log) to achieve crash consistency and storage order. Workload: create and write a new file, data journaling mode

JH journal description JM metadata JC commit record **HTT** barrier

Host volatile buffer Storage persistent JC medium checkpoint journal area 7

Motivation: issues of journaling



Motivation: issues of journaling



- Issue 1: extra storage/PCIe traffic
 - extra MMIOs of submission and completion due to per-request doorbells
 - irrelevant blocks incurred by the device-wide FLUSH
 - extra commit record (JC) generated by journaling to ensure atomicity

Motivation: issues of journaling



- Issue 1: extra storage/PCIe traffic
 - extra MMIOs of submission and completion due to per-request doorbells
 - irrelevant blocks incurred by the device-wide FLUSH
 - extra commit record (JC) generated by journaling to ensure atomicity
- Issue 2: serialization of ordered transactions
 - pose long latency to each transaction, worsening issue 1
 - conflate atomicity and storage order with durability

Our solution: ccNVMe

Generic storage protocol that provides crash consistency, per-hardware-queue storage order and high performance.



fatomic: crash consistency and ordering with only two MMIOs over PCIe!

- Advantage 1: reduce unnecessary storage/PCIe traffic
 - remove commit record (JC)

TX1:

TX2: -

- remove one expensive device-wide FLUSH
- reduce MMIOs via transaction-aware MMIOs and doorbells
- Advantage 2: parallelize atomic and ordered transactions
 - separate atomicity from durability

Time

Agenda

- Background and Motivation
- ccNVMe Design and Implementation
- Evaluation
- Conclusion

ccNVMe design overview

ccNVMe is designed as an extension of NVMe (Non-Volatile Memory Express) atop PMR (persistent memory reigon)-enabled SSDs.



ccNVMe key insights from NVMe

Key observation: the SQ and doorbells naturally track the life cycle (e.g., submitted or completed) of each request!

D data payload D NVMe command SQ/CQ: submission/completion queue MMIO DMA



ccNVMe work flow

Key idea: let crash consistency and storage order take the free rides of data dissemination mechanism of the original NVMe.

D data payload D NVMe command SQ/CQ: submission/completion queue MMIO DMA





Persistent MMIO write to PMR



TX-aware MMIO: batching MMIOs of each transaction



step 1. store D; store JH; store JM step 2. flush (D, length of (D+JH+JM)); PCIe read



Persistent MMIO write to PMR



TX-aware MMIO: batching MMIOs of each transaction



TX-aware doorbell

One SQ doorbell and CQ doorbell for each transaction; let the requests of each transaction reach the same state.





 ✓ All requests (D, JH, JM) are about to be processed! ("nothing")
✓ Reduce the SQ doorbell MMIO
✓ Remove the commit record; SQ doorbell as a commit point

- ✓ All requests (D, JH, JM) are completed! ("all")
- \checkmark Record the SQ head value
- \checkmark Reduce the CQ doorbell MMIO

Crash recovery

ccNVMe provides non-atomic and out-of-order transactions to upper layer systems; upper layer systems handle these unfinished transactions, e.g., discard all for data journaling.



SQ from PMR



journal area

Storage order: in-order doorbells, doorbells of each hardware queue are set in order.

Multi-Queue File System



Other details in paper

- Details of ccNVMe commands, compatible with the original NVMe commands using reserved fields
- Metadata shadow paging to persist shard blocks in parallel
- Selective revocation to handle block reuse across multi-queue
- Implementation details

Evaluation

CPU 2 Intel E5-2680 V3 CPUs, each with 12 cores, totally 24 physical CPU cores

SSD Intel 905P Optane, Intel P5800X Optane

Compared System Linux vanilla kernel 4.18.20; classic journaling, HORAE[OSDI'20]; Ext4, HORAEFS[OSDI'20], Ext4-NJ (no-journal setup of Ext4)

- Transaction performance;
- File system performance; (see paper)
- Workloads · Application performance;
 - Understanding the performance; (see paper)
 - Crash consistency; (see paper)

Transaction performance

Tested SSD: Intel P5800X

Workload: each thread persists independent transactions



```
= 2.2 × HORAE = 3 × Classic
```

= 2.2 x HORAE = 2.6 x Classic 23

Application performance

MQFS: no-journal file system atop ccNVMe, this work, provide crash consistency and storage order.





 $MQFS \approx Ext4-NJ = 1.2/1.1 \times HORAEFS$ $= 2.4/2.6 \times Ext4$

MQFS = 1.4/1.3 x Ext4-NJ = 1.4/1.4 x HORAEFS = 1.9/1.7 x Ext4

Conclusion

• ccNVMe: Crash Consistent Non-Volatile Memory Express

- Provide generic transaction abstraction, crash consistency and storage order inside the standard storage protocol
- Separate atomicity from durability to fully exploit the high concurrency (e.g., multiple deep queues) of modern high-performance NVMe SSDs

• MQFS: Multi-Queue File System

Upper layer storage software should reduce the CPU overhead to embrace the fast crash consistency and storage order of ccNVMe





Thank You!

Crash Consistent Non-Volatile Memory Express

Xiaojian Liao, Youyou Lu, Zhe Yang, Jiwu Shu



Tsinghua University

liao-xj17@mails.tsinghua.edu.cn greatliaoxiaojian@gmail.com